Optimization of Die-Bonding Process Using Orthogonal Array Experiments

DS 30: Proceedings of DESIGN 2002, the 7th International Design Conference, Dubrovnik

Year: 2002
Editor: Marjanovic D.
Author: Lai, R.-J.; Lin, Y.-C.; Kuo, T.-W.; Chou, S.-Y.
Section: Analysis Technologies
Page(s): 1211-1216


The chip of power transistor with die back metallization (Ti/Ni/Ag/Au) is bonded on the lead frame (Cu:>=99.96%) using the scrubbing method. The soft solder applied is Sn-Pb alloy. Voids appear in the bonding layer and reduce the reliability of the device. The average area of the voids measured by using the X-ray radiography amount to 9.3% of the examined surface, which lies beyond the accepted limit 7%. To reduce the voids in the bonding layer, a small number of experiments using orthogonal arrays are conducted systematically, which give the optimum combination of process parameters under a specified range of die-bonding machine. The amount of voids on the average now drops to 1.73%, far below the accepted limit. The method using orthogonal array experiments can be considered as a first step for the process redesign and prerequisite for a necessary numerical simulation.

Keywords: die-bonding, solder voids, orthogonal array experiment


Please sign in to your account

This site uses cookies and other tracking technologies to assist with navigation and your ability to provide feedback, analyse your use of our products and services, assist with our promotional and marketing efforts, and provide content from third parties. Privacy Policy.